## Microcircuits

## CMOS 8-Bit/16-Bit Microprocessor Family

## Features

- Advanced CMOS design for low power consumption and increased noise immunity
- Emulation mode for total software compatibility with 6502 designs
- Full 16-bit ALU, Accumulator, Stack Pointer, and Index Registers
- Direct Register for "zero page" addressing
- 24 addressing modes (including 13 original 6502 modes)
- Wait for Interrupt (WAI) and Stop the Clock (STP) instructions for reduced power consumption and decreased interrupt latency
- 91 instructions with 255 opcodes
- Co-Processor (COP) instruction and associated vector
- Powerful Block Move instructions


## Features (G65SC802 Only)

- 8-Bit Mode with both software and hardware (pin-to-pin) compatibility with 6502 designs ( 64 KByte memory space)
- Program selectable 16-bit operation
- Choice of external or on-board clock generation


## Features (G65SC816 Only)

- Full 16 -bit operation with 24 address lines for 16 MByte memory
- Program selectable 8 -Bit Mode for 6502 coding compatibility.
- Valid Program Address (VPA) and Valid Data Address (VDA) outputs for dual cache and DMA cycle steal implementation
- Vector Pull ( $\overline{\mathrm{VP}}$ ) output indicates when interrupt vectors are being fetched. May be used for vectoring/prioritizing interrupts
- Abort interrupt and associated vector for interrupting any instruction without modifying internal registers
- Memory Lock ( $\overline{\mathrm{ML}}$ ) for multiprocessor system implementation


## General Description

The G65SC802 and G65SC816 are ADV-CMOS (ADVanced CMOS) 16bit microprocessors featuring total software compatibility with 8 -bit NMOS and CMOS 6500 series microprocessors. The G65SC802 is pin-to-pin compatible with 8 -bit 6502 devices currently available, while also providing full 16 -bit internal operation. The G65SC816 provides 24 address lines for 16 MByte addressing, while providing both 8 -bit and 16-bit operation.

Each microprocessor contains an Emulation (E) mode for emulating 8 -bit NMOS and CMOS 6500-Series microprocessors. A software switch determines whether the processor is in the 8-bit emulation mode or in the Native 16 -bit mode. This allows existing 8 -bit system designs to use the many powerful features of the G65SC802 and G65SC816.

The G65SC802 and G65SC816 provide the system engineer with many powerful features and options. A 16-bit Direct Page Register is provided to augment the Direct Page addressing mode, and there are separate Program Bank Registers for 24-bit memory addressing. Other valuable features include:

- An Abort input which can interrupt the current instruction without modifying internal registers.
- Valid Data Address (VDA) and Valid Program Address (VPA) outputs which facilitate dual cache memory by indicating whether a data or program segment is being accessed.
- Vector modification by simply monitoring the Vector Pull ( $\overline{\mathrm{VP}}$ ) output.
- Block Move instructions.

GTE Microcircuits' G65SC802 and G65SC816 microprocessors offer the design engineer a new freedom of design and application, and the many advantages of state-of-the-art ADV-CMOS technology.

## Simplified Block Diagram



## Absolute Maximum Ratings: (Note 1)

| Rating | Symbol | Value |
| :--- | :---: | :---: |
| Supply Voltage | VDD | -0.3 V to +7.0 V |
| Input Voltage | VIN | -0.3 V to VDD +0.3 V |
| Operating Temperature | TA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature | Ts | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

## Notes:

1. Exceeding these ratings may cause permanent damage. Functional operation under these conditions is not implied.

DC Characteristics (All Devices): $\mathrm{VDD}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{Vss}=0 \mathrm{~V}, \mathrm{TA}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

| Parameter | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Input High Voltage <br> RES, RDY, IRQ, Data, $\overline{\text { SO }}, \mathrm{BE}$ ABORT, NMI, $\phi 2$ (IN) | VIH | $\stackrel{2.0}{0.7 \mathrm{VDD}}$ | $\begin{aligned} & V D D+0.3 \\ & V D D+0.3 \end{aligned}$ | v |
| Input Low Voltage <br> $\overline{\text { RES, }}$ RDY, $\overline{\mathrm{IRQ}, ~ D a t a, ~} \overline{\mathrm{SO}}, \mathrm{BE}$ ABORT, NMI, $\phi 2$ (IN) | VIL | $\begin{aligned} & -0.3 \\ & -0.3 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 0.2 \end{aligned}$ | v |
| ```Input Leakage Current (VIN = 0 to VDD) RES, NMI, RDY, IRQ, SO, BE, ABORT (Internal Pullup) \phi2 (IN) Address, Data, R/\overline{W}}\mathrm{ (Off State, BE=0)``` | lin | $\begin{aligned} & -100 \\ & -1 \\ & -10 \end{aligned}$ | $\begin{gathered} 1 \\ 1 \\ 10 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Output High Voltage ( $1 \mathrm{IOH}=-100 \mu \mathrm{~A}$ ) <br> SYNC, Data, Address, R/W, ML, VP, M/X, E, VDA, VPA, $\phi 1$ (OUT), $\phi 2$ (OUT) | Vor | 0.7 VDD | - | V |
| Output Low Voltage ( $\mathrm{IOL}=1.6 \mathrm{~mA}$ ) $\qquad$ <br> SYNC, Data, Address, R/W, ML, $\overline{\mathrm{VP}}, \mathrm{M} / \mathrm{X}, \mathrm{E}, \mathrm{VDA}, \mathrm{VPA}$, $\phi 1$ (OUT), $\phi 2$ (OUT) | VoL | - | 0.4 | V |
| Supply Current $f=2 \mathrm{MHz}$ <br> (No Load) $f=4 \mathrm{MHz}$ <br>  $f=6 \mathrm{MHz}$ <br>  $f=8 \mathrm{MHz}$ | IDD | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | $\begin{aligned} & 10 \\ & 20 \\ & 30 \\ & 40 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Standby Current (No Load; Data Bus = Vss or Vod; $\phi 2(I N)=\overline{\mathrm{ABORT}}=\overline{\mathrm{RES}}=\overline{\mathrm{NMI}}=\overline{\mathrm{IRQ}}=\overline{\mathrm{SO}}=\mathrm{BE}=\mathrm{VDD})$ | IsB | - | 10 | $\mu \mathrm{A}$ |
| ```Capacitance (VIN = OV, TA = 25' C, f=2 MHz) Logic, $2 (IN) Address, Data, R/\overline{W}}\mathrm{ (Off State)``` | $\begin{aligned} & \text { Cin } \\ & \text { Cts } \end{aligned}$ | - | $\begin{aligned} & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & \mathrm{pF} \\ & \mathrm{pF} \end{aligned}$ |

AC Characteristics (G65SC802): $\mathrm{VDD}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{Vss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

|  |  | 2 MHz |  | 4 MHz |  | 6 MHz |  | 8 MHz |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Min | Max | Min | Max | Min | Max | Min | Max | Unit |
| Cycle Time | tcre | 500 | DC | 250 | DC | 167 | DC | 125 | DC | nS |
| Clock Pulse Width Low | tPWL | 240 | - | 120 | - | 80 | - | 60 | - | nS |
| Clock Pulse Width High | tPWH | 240 | - | 120 | - | 80 | - | 60 | - | nS |
| Fall Time, Rise Time | tF, tr | - | 10 | - | 10 | - | 5 | - | 5 | nS |
| Delay Time, $\phi 2$ (IN) to $\phi 1$ (OUT) | to ${ }_{1} 1$ | - | 20 | - | 20 | - | 20 | - | 20 | nS |
| Delay Time, $\phi 2$ (IN) to $\phi 2$ (OUT) | tD\$2 | - | 40 | - | 40 | - | 40 | - | 40 | nS |
| Address Hold Time | tah | 10 | - | 10 | - | 10 | - | 10 | - | nS |
| Address Setup Time | tads | - | 100 | - | 75 | - | 60 | - | 40 | nS |
| Access Time | tacc | 365 | - | 130 | - | 87 | - | 70 | - | nS |
| Read Data Hold Time | tDHR | 10 | - | 10 | - | 10 | - | 10 | - | nS |
| Read Data Setup Time | tosR | - | 40 | - | 30 | - | 20 | - | 15 | nS |
| Write Data Delay Time | tMDS | - | 100 | - | 70 | - | 60 | - | 40 | nS |
| Write Data Hold Time | tDHW | 10 | - | 10 | - | 10 | - | 10 | - | nS |
| Processor Control Setup Time | tpCs | 125 | - | 100 | - | 75 | - | 50 | - | nS |
| $\overline{\mathrm{SO}}$ Setup Time | tso | 50 | - | 35 | - | 25 | - | 20 | - | nS |
| Capacitive Load (Address, Data, and R/W) | Cext | - | 100 | - | 100 | - | 35 | - | 35 | pF |

AC Characteristics (G65SC816): $\mathrm{VDD}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 5 \%$, $\mathrm{Vss}=0 \mathrm{~V}, \mathrm{TA}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

| Parameter | Symbol | 2 MHz |  | 4 MHz |  | 6 MHz |  | 8 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| Cycle Time | tcre | 500 | DC | 250 | DC | 167 | DC | 125 | DC | nS |
| Clock Pulse Width Low | tPWL | 240 | - | 120 | - | 80 | - | 60 | - | nS |
| Clock Pulse Width High | tPWH | 240 | - | 120 | - | 80 | - | 60 | - | nS |
| Fall Time, Rise Time | tf, tR | - | 10 | - | 10 | - | 5 | - | 5 | nS |
| A0-A15 Hold Time | tah | 10 | - | 10 | - | 10 | - | 10 | - | nS |
| A0-A15 Setup Time | tads | - | 100 | - | 75 | - | 60 | - | 40 | nS |
| A16-A23 Hold Time | tBH | 10 | - | 10 | - | 10 | - | 10 | - | nS |
| A16-A23 Setup Time | tBas | - | 100 | - | 90 | - | 65 | - | 45 | nS |
| Access Time | tacc | 365 | - | 130 | - | 87 | - | 70 | - | nS |
| Read Data Hold Time | tohr | 10 | - | 10 | - | 10 | - | 10 | - | nS |
| Read Data Setup Time | tDSR | - | 40 | - | 30 | - | 20 | - | 15 | nS |
| Write Data Delay Time | tmos | - | 100 | - | 70 | - | 60 | - | 40 | nS |
| Write Data Hold Time | tohw | 10 | - | 10 | - | 10 | - | 10 | - | nS |
| Processor Control Setup Time | tpcs | 125 | - | 100 | - | 75 | - | 50 | - | nS |
| M/X Output Setup Time | txMs | 50 | - | 50 | - | 25 | - | 15 | - | nS |
| M/X Output Hold Time | tхMH | 10 | - | 10 | - | 5 | - | 5 | - | nS |
| E Output Setup Time | tes | 50 | - | 50 | - | 25 | - | 15 | - | nS |
| Capacitive Load (Address, Data, and R//W) | Cext | - | 100 | - | 100 | - | 35 | - | 35 | pF |
| BE to High Impedance State | tBhz | - | 30 | - | 30 | - | 30 | - | 30 | nS |
| BE to Valid Data | tevo | - | 30 | - | 30 | - | 30 | - | 30 | nS |

## Timing Diagram (G65SC802)



Timing Diagram (G65SC816)


## Timing Notes:

1. Typical output load $=100 \mathrm{pF}$
2. Voltage levels are $\mathrm{VL}_{\mathrm{L}}<0.4 \mathrm{~V}, \mathrm{VH}_{\mathrm{H}}>2.4 \mathrm{~V}$
3. Timing measurement points are 0.8 V and 2.0 V

## Functional Description

The G65SC802 offers the design engineer the opportunity to utilize both existing software programs and hardware configurations, while also achieving the added advantages of increased register lengths and faster execution times. The G65SC802's "ease of use" design and implementation features provide the designer with increased flexibility and reduced implementation costs. In the Emulation mode, the G65SC802 not only offers software compatibility, but is also hardware (pin-to-pin) compatible with 6502 designs... plus it provides the advantages of 16-bit internal operation in 6502-compatible applications. The G65SC802 is an excellent direct replacement microprocessor for 6502 designs.

The G65SC816 provides the design engineer with upward mobility and software compatibility in applications where a 16-bit system configuration is desired. The G65SC816's 16-bit hardware configuration, coupled with current software allows a wide selection of system applications. In the Emulation mode, the G65SC816 offers many advantages, including full software compatibility with 6502 coding. In addition, the G65SC816's powerful instruction set and addressing modes make it an excellent choice for new 16-bit designs.

Internal organization of the G65SC802 and G65SC816 can be divided into two parts: 1) The Register Section, and 2) The Control Section. Instructions (or opcodes) obtained from program memory are executed by implementing a series of data transfers within the Register Section. Signals that cause data transfers to be executed are generated within the Control Section. Both the G65SC802 and the G65SC816 have a 16-bit internal architecture with an 8-bit external data bus.

## Instruction Register and Decode

An opcode enters the processor on the Data Bus, and is latched into the Instruction Register during the instruction fetch cycle. This instruction is then decoded, along with timing and interrupt signals, to generate the various Instruction Register control signals.

Timing Control Unit (TCU)
The Timing Control Unit keeps track of each instruction cycle as it is ex-
ecuted. The TCU is set to zero each time an instruction fetch is executed, and is advanced at the beginning of each cycle for as many cycles as is required to complete the instruction. Each data transfer between registers depends upon decoding the contents of both the Instruction Register and the Timing Control Unit.

## Arithmetic and Logic Unit (ALU)

All arithmetic and logic operations take place within the 16-bit ALU. In addition to data operations, the ALU also calculates the effective address for relative and indexed addressing modes. The result of a data operation is stored in either memory or an internal register. Carry, Negative, Overflow and Zero flags may be updated following the ALU data operation.
Internal Registers (Refer to Figure 2, Programming Model)

## Accumulator (A)

The Accumulator is a general purpose register which stores one of the operands, or the result of most arithmetic and logical operations. In the Native mode ( $E=0$ ), when the Accumulator Select Bit (M) equals zero, the Accumulator is established as 16 bits wide. When the Accumulator Select Bit (M) equals one, the Accumulator is 8 bits wide. In this case, the upper 8 bits (AH) may be used for temporary storage in conjunction with the Swap Accumulator (SWA) instruction.

## Data Bank (DB)

During the Native mode ( $E=0$ ), the 8-bit Data Bank Register holds the default bank address for memory transfers. The 24-bit address is composed of the 16-bit instruction effective address and the 8-bit Data Bank address. The register value is multiplexed with the data value and is present on the Data/Address lines during the first half of a data transfer memory cycle for the G65SC816. The Data Bank Register is initialized to zero during Reset.
Direct (D)
The 16-bit Direct Register provides an address offset for all instructions using direct addressing. The effective bank zero address is formed by adding the 8-bit instruction operand address to the Direct Register. The Direct Register is initialized to zero during Reset.

## Index (X and Y)

There are two Index Registers ( X and Y ) which may be used as general purpose registers or to provide an index value for calculation of the effective address. When executing an instruction with indexed addressing, the microprocessor fetches the opcode and the base address, and then modifies the address by adding the Index Register contents to the address prior to performing the desired operation. Pre-indexing or postindexing of indirect addresses may be selected. In the Native mode ( $\mathrm{E}=0$ ), both Index Registers are 16 bits wide (providing the Index Select Bit (X) equals zero). If the Index Select Bit ( $X$ ) equals one, both registers will be 8 bits wide.

## Processor Status (P)

The 8-bit Processor Status Register contains status flags and mode select bits. The Carry (C), Negative (N), Overflow (V), and Zero (Z) status flags serve to report the status of most ALU operations. These status flags are tested by use of Conditional Branch instructions. The Decimal (D), IRQ Disable (I), Memory/Accumulator (M), and Index (X) bits are used as mode select flags. These flags are set by the program to change microprocessor operations.
The Emulation (E) select and the Break (B) flags are accessible only through the Processor Status Register. The Emulation mode select flag is selected by the Exchange Carry and Emulation Bits (XCE) instruction. Table 2, G65SC802 and G65SC816 Mode Comparison, illustrates the features of the Native $(E=0)$ and Emulation $(E=1)$ modes. The $M$ and $X$
flags are always equal to one in the Emulation mode. When an interrupt occurs during the Emulation mode, the Break flag is written to stack memory as bit 4 of the Processor Status Register.

## Program Bank (PB)

The 8-bit Program Bank Register holds the bank address for all instruction fetches. The 24-bit address consists of the 16-bit instruction effective address and the 8 -bit Program Bank address. The register value is multiplexed with the data value and presented on the Data/Address lines during the first half of a program memory read cycle. The Program Bank Register is initialized to zero during Reset.

## Program Counter (PC)

The 16-bit Program Counter Register provides the addresses which are used to step the microprocessor through sequential program instructions. The register is incremented each time an instruction or operand is fetched from program memory.

## Stack Pointer (S)

The Stack Pointer is a 16-bit register which is used to indicate the next available location in the stack memory area. It serves as the effective address in stack addressing modes as well as subroutine and interrupt processing. The Stack Pointer allows simple implementation of nested subroutines and multiple-level interrupts. During the Emulation mode, the Stack Pointer high-order byte ( SH ) is always equal to one.


Figure 1. Block Diagram - Internal Architecture

## Signal Description

The following Signal Description applies to both the G65SC802 and the G65SC816 except as otherwise noted.

## Abort ( $\overline{\text { ABORT }}$ )-G65SC816

The Abort input is used to abort instructions (usually due to an Address Bus condition). A negative transition will inhibit modification of any internal register during the current instruction. Upon completion of this instruction, an interrupt sequence is initiated. The location of the aborted opcode is stored as the return address in stack memory. The Abort vector address is 00FFF8,9 (Emulation mode) or 00FFE8,9 (Native mode). Since $\overline{A B O R T}$ is an edge-sensitive input, an Abort will occur whenever there is a negative transition on the $\overline{A B O R T}$ line.

## Address Bus (A0-A15)

These sixteen output lines form the Address Bus for memory and I/O exchange on the Data Bus. When using the G65SC816, the address lines may be set to the high impedance state by the Bus Enable (BE) signal.

## Bus Enable (BE)

The Bus Enable input signal allows external control of the Address and Data Buffers, as well as the R/ $\bar{W}$ signal. With Bus Enable high, the R/ $\bar{W}$ and Address Buffers are active. The Data/Address Buffers are active during the first half of every cycle and the second half of a write cycle. When BE is low, these buffers are disabled. Bus Enable is an asynchronous signal.

## Data Bus (D0-D7)-G65SC802

The eight Data Bus lines provide an 8-bit bidirectional Data Bus for use during data exchanges between the microprocessor and external memory or peripherals. Two memory cycles are required for the transfer of 16-bit values.

## Data/Address Bus (D0/A16-D7/A23)—G65SC816

These eight lines multiplex address bits A16-A23 with the data value. The address is present during the first half of a memory cycle, and the data value is read or written during the second half of the memory cycle. Two memory cycles are required to transfer 16-bit values. These lines may be set to the high impedance state by the Bus Enable (BE) signal.

## Emulation Status (E)-G65SC816

The Emulation Status output reflects the state of the Emulation (E) mode flag in the Processor Status ( $P$ ) Register. This signal may be thought of as an opcode extension and used for memory and system management.

## Interrupt Request (IRQ)

The Interrupt Request input signal is used to request that an interrupt sequence be initiated. When the IRQ Disable (I) flag is cleared, a low input logic level initiates an interrupt sequence after the current instruction is completed. The Wait for Interrupt (WAI) instruction may be executed to ensure the interrupt will be recognized immediately. The Interrupt Request vector address is 00FFFE,F (Emulation mode) or O0FFEE,F (Native mode). Since $\overline{\mathrm{RQ}}$ is a level-sensitive input, an interrupt will occur if the interrupt source was not cleared since the last interrupt. Also, no interrupt will occur if the interrupt source is cleared prior to interrupt recognition.

## Memory Lock ( $\overline{\mathbf{M L}}$ )-G65SC816

The Memory Lock output may be used to ensure the integrity of Read-Modify-Write instructions in a multiprocessor system. Memory Lock indicates the need to defer arbitration of the next bus cycle. Memory Lock is low during the last three or five cycles of ASL, DEC, INC, LSR, ROL, ROR, TRB, and TSB memory referencing instructions, depending on the state of the $M$ flag.

## Memory/Index Select Status (M/X)—G65SC816

This multiplexed output reflects the state of the Accumulator (M) and Index (X) select flags (bits 5 and 4 of the Processor Status (P) Register. Flag $M$ is valid during the Phase 2 clock negative transition and Flag $X$ is valid during the Phase 2 clock positive transition. These bits may be thought of as opcode extensions and may be used for memory and system management.

## Non-Maskable Interrupt (NMI)

A negative transition on the NMI input initiates an interrupt sequence. A high-to-low transition initiates an interrupt sequence after the current instruction is completed. The Wait for Interrupt (WAI) instruction may be executed to ensure that the interrupt will be recognized immediately. The Non-Maskable Interrupt vector address is 00FFFA,B (Emulation mode) or OOFFEA,B (Native mode). Since $\overline{\text { NMI }}$ is an edge-sensitive input, an interrupt will occur if there is a negative transition while servicing a previous interrupt. Also, no interrupt will occur if NMI remains low.

## Phase 1 Out ( $\phi 1$ (OUT))-G65SC802

This inverted clock output signal provides timing for external read and write operations. Executing the Stop (STP) instruction holds this clock in the low state.

## Phase 2 In ( $\boldsymbol{\phi} \mathbf{2}$ (IN))

This is the system clock input to the microprocessor internal clock generator (equivalent to $\phi 0(\mathrm{IN})$ on the 6502). During the low power Standby Mode, $\phi 2$ (IN) should be held in the high state to preserve the contents of internal registers.

## Phase 2 Out ( $\boldsymbol{2}$ (OUT))-G65SC802

This clock output signal provides timing for external read and write operations. Addresses are valid (after the Address Setup Time (TADS)) following the negative transition of Phase 2 Out. Executing the Stop (STP) instruction holds Phase 2 Out in the High state.

## Read/Write (R/W)

When the $R / \bar{W}$ output signal is in the high state, the microprocessor is reading data from memory or I/O. When in the low state, the Data Bus contains valid data from the microprocessor which is to be stored at the addressed memory location. When using the G65SC816, the R/W signal may be set to the high impedance state by Bus Enable (BE).

## Ready (RDY)

This bidirectional signal indicates that a Wait for Interrupt (WAI) instruction has been executed allowing the user to halt operation of the microprocessor. A low input logic level will halt the microprocessor in its current state (note that when in the Emulation mode, the G65SC802 stops only during a read cycle). Returning RDY to the active high state allows the microprocessor to continue following the next Phase 2 In Clock negative transition. The RDY signal is internally pulled low following the execution of a Wait for Interrupt (WAI) instruction, and then returned to the high state when a $\overline{\operatorname{RES}}, \overline{\mathrm{ABORT}}, \overline{\mathrm{NMI}}$, or $\overline{\mathrm{IRQ}}$ external interrupt is provided. This feature may be used to eliminate interrupt latency by placing the WAI instruction at the beginning of the IRQ servicing routine. If the IRQ Disable flag has been set, the next instruction will be executed when the IRQ occurs. The processor will not stop after a WAI instruction if RDY has been forced to a high state. The Stop (STP) instruction has no effect on RDY.

## Reset ( $\overline{R E S}$ )

The Reset input is used to initialize the microprocessor and start program execution. The Reset input buffer has hysteresis such that a simple R-C timing circuit may be used with the internal pullup device. The $\overline{R E S}$ signal must be held low for at least two clock cycles after Vod reaches operating voltage. Ready (RDY) has no effect while $\overline{R E S}$ is being held low. During this Reset conditioning period, the following processor initialization takes place:

| Registers |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D | $=$ | 0000 |  |  |  |  |  |  |  | SH |  | 01 |
| DB | $=$ | 00 |  |  |  |  |  |  |  | XH | = | 00 |
| PB | = | 00 |  |  |  |  |  |  |  | YH | = | 00 |
|  |  | N | V | M | X | D | 1 | Z | C/E |  |  |  |
| P | $=$ | * | * | 1 | 1 | 0 | 1 | * | */1 |  | N | Initialized |

STP and WAI instructions are cleared.

## Signals

$\begin{array}{ll}E & =1 \\ M / X=1 \\ R / W & =1\end{array}$
VDA $=0$
VP $=1$
VPA $=0$

SYNC $=0$
nen Reset is brought high, an interrupt sequence is initiated:

- R/信 remains in the high state during the stack address cycles.
- The Reset vector address is 00FFFC,D.


## Set Overflow ( $\overline{\mathbf{S O}}$ )-G65SC802

A negative transition on this input sets the Overflow (V) flag, bit 6 of the Processor Status (P) Register.

## Synchronize (SYNC)-G65SC802

The SYNC output is provided to identify those cycles during which the microprocessor is fetching an opcode. The SYNC signal is high during an opcode fetch cycle, and when combined with Ready (RDY), can be used for single instruction execution.

Valid Data Address (VDA) and
Valid Program Address (VPA)—G65SC816
These two output signals indicate the type of memory being accessed by the address bus. The following coding applies:
VDA VPA
00 Internal Operation-Address and Data Bus available.
01 Valid program address-may be used for program cache control.
10 Valid data address-may be used for data cache control.
11 Opcode fetch-may be used for program cache control and single step control.

## Vdd and Vss

VDD is the positive supply voltage and Vss is system logic ground. Either of the two Vss pins on the G65SC802 may be used for system ground.

Vector Pull ( $\overline{\mathbf{V P}}$ )—G65SC816
The Vector Pull output indicates that a vector location is being addressed during an interrupt sequence. $\overline{\mathrm{VP}}$ is low during the last two interrupt sequence cycles, during which time the processor reads the interrupt vector. The VP signal may be used to select and prioritize interrupts from several sources by modifying the vector addresses.


Figure 2. Programming Model

Table 1. G65SC802 and G65SC816 Compatibility

| Function | G65SC802/816 Emulation | G65SC02 | NMOS 6502 |
| :---: | :---: | :---: | :---: |
| Decimal Mode: <br> - After Interrupts <br> - N, Z Flags <br> - ADC, SBC | $0 \rightarrow D$ <br> Valid <br> No added cycle | $0 \rightarrow D$ <br> Valid <br> Add 1 cycle | Not initialized Undefined No added cycle |
| Read-Modify-Write: <br> - Absolute Indexed, No Page Crossing <br> - Write <br> - Memory Lock | 7 cycles <br> Last 2 cycles <br> Last 3 cycles | 6 cycles Last cycle Last 2 cycles | 7 cycles Last 2 cycles Not available |
| Jump Indirect: <br> - Cycles <br> - Jump Address, Operand = XXFF | 5 cycles Correct | 6 cycles Correct | 5 cycles Invalid |
| Branch or Index Across Page Boundary | Read last program byte | Read last program byte | Read invalid address |
| $0 \rightarrow$ RDY During Write | G65SC802: Ignored until read G65SC816: Processor stops | Processor stops | Ignored until read |
| Write During Reset | No | Yes | No |
| Unused Opcodes | No operation | No operation | Undefined |
| $\phi 1$ (OUT), $\phi 2$ (OUT), $\overline{\text { SO}, ~ S Y N C ~ S i g n a l s ~}$ | Available with G65SC802 only | Available | Available |
| RDY Signal | Bidirectional | Input | Input |

Table 2. G65SC802 and G65SC816 Mode Comparison

| Function | Emulation ( $\mathrm{E}=1$ ) | Native ( $\mathrm{E}=0$ ) |
| :---: | :---: | :---: |
| Stack Pointer (S) | 8 bits in page 1 | 16 bits |
| Direct Index Address | Wrap within page | Crosses page boundary |
| Processor Status (P): <br> - Bit 4 <br> - Bit 5 | Always one, except zero in stack after hardware interrupt <br> Always one | X flag (8/16-bit Index) <br> M flag (8/16-bit Accumulator) |
| Branch Across Page Boundary | 4 cycles | 3 cycles |
| ```Vector Locations: ABORT BRK COP IRQ NMI RES``` | 00FFF8,9 <br> 00FFFE,F <br> 00FFF4,5 <br> 00FFFE,F <br> 00FFFA,B <br> 00FFFC,D | 00FFE8, 9 <br> 00FFE6,7 <br> 00FFE4,5 <br> OOFFEE,F <br> OOFFEA,B <br> 00FFFC, D $(1 \rightarrow$ E) |
| Program Bank (PB) During Interrupt, RTI | Not pushed, pulled | Pushed and pulled |
| $0 \rightarrow$ RDY During Write | G65SC802: Ignored until read G65SC816: Processor stops | Processor stops |
| Write During Read-Modify-Write | Last 2 cycles | Last 1 or 2 cycles depending on $M$ flag |

## G65SC802 and G65SC816

## Microprocessor Addressing Modes

The G65SC816 is capable of directly addressing 16 MBytes of memory. This address space has special significance within certain addressing modes, as follows:

## Reset and Interrupt Vectors

The Reset and Interrupt vectors use the majority of the fixed addresses between 00FFEO and 00FFFF.

## Stack

The Stack may use memory from 000000 to.00FFFF. The effective address of Stack and Stack Relative addressing modes will always be within this range.

## Direct

The Direct addressing modes are usually used to store memory registers and pointers. The effective address generated by Direct, Direct, $X$ and Direct, Y addressing modes is always in Bank 0 (000000-00FFFF).

## Program Address Space

The Program Bank register is not affected by the Relative, Relative Long, Absolute, Absolute Indirect, and Absolute Indexed Indirect addressing modes or by incrementing the Program Counter from FFFF. The only instructions that affect the Program Bank register are: RTI, RTL, JML, JSL, and JMP Absolute Long. Program code may exceed 64K bytes although code segments may not span bank boundaries.

## Data Address Space

The data address space is contiguous throughout the 16 MByte address space. Words, arrays, records, or any data structures may span 64 KByte bank boundaries with no compromise in code efficiency. The following addressing modes generate 24-bit effective addresses:

- Direct Indexed Indirect (d,x)
- Direct Indirect Indexed (d),y
- Direct Indirect (d)
- Direct Indirect Long [d]
- Direct Indirect Indexed Long [d],y
- Absolute
- Absolute,x
- Absolute,y
- Absolute long
- Absolute long indexed
- Stack Relative Indirect Indexed (r,s),y

The following addressing mode descriptions provide additional detail as to how effective addresses are calculated.

Twenty-four addressing modes are available for use with the G65SC802 and G65SC816 microprocessors. The "long" addressing modes may be used with the G65SC802; however, the high byte of the address is not available to the hardware. Detailed descriptions of the 24 addressing modes are as follows:

## 1. Immediate Addressing-\#

The operand is the second byte (second and third bytes when in the 16-bit mode) of the instruction.

## 2. Absolute-a

With Absolute addressing the second and third bytes of the instruction form the low-order 16 bits of the effective address. The Data Bank Register contains the high-order 8 bits of the operand address.

| Instruction: | opcode | addrl | addrh |
| :--- | :---: | :---: | :---: |
| Operand <br> Address: | DB | addrh | addrl |

3. Absolute Long-al

The second, third, and fourth byte of the instruction form the 24-bit effective address.

| Instruction: | opcode | addrl | addrh | baddr |
| :---: | :---: | :---: | :---: | :---: |
| Operand <br> Address: | baddr | addrh | addrl |  |

4. Direct-d

The second byte of the instruction is added to the Direct Register (D) to form the effective address. An additional cycle is required when the Direct Register is not page aligned (DL not equal 0). The Bank register is always 0 .

5. Accumulator-A

This form of addressing always uses a single byte instruction. The operand is the Accumulator.
6. Implied-.

Implied addressing uses a single byte instruction. The operand is implicitly defined by the instruction.

## 7. Direct Indirect Indexed-(d),y

This address mode is often referred to as Indirect, Y . The second byte of the instruction is added to the Direct Register (D). The 16-bit contents of this memory location is then combined with the Data Bank register to form a 24-bit base address. The $Y$ Index Register is added to the base address to form the effective address.

8. Direct Indirect Indexed Long-[d],y

With this addressing mode, the 24-bit base address is pointed to by the sum of the second byte of the instruction and the Direct Register. The effective address is this 24-bit base address plus the $Y$ Index Register.

9. Direct Indexed Indirect-( $\mathbf{d}, \mathrm{x}$ )

This address mode is often referred to as Indirect, $X$. The second byte of the instruction is added to the sum of the Direct Register and the $X$ Index Register. The result points to the low-order 16 bits of the effective address. The Data Bank Register contains the highorder 8 bits of the effective address.

10. Direct Indexed With $X$-d, $x$

The second byte of the instruction is added to the sum of the Direct Register and the $X$ Index Register to form the 16-bit effective address. The operand is always in Bank 0.

| opcode | offset |
| :--- | :--- | :--- |
|  | Instruction: |

## 11. Direct Indexed With Y-d,y

The second byte of the instruction is added to the sum of the Direct Register and the $Y$ Index Register to form the 16-bit effective address. The operand is always in Bank 0.

12. Absolute Indexed With $X-a, X$

The second and third bytes of the instruction are added to the $X$ Index Register to form the low-order 16 bits of the effective address. The Data Bank Register contains the high-order 8 bits of the effective address.

| Instruction: | opcode | addrl | addrh |
| :---: | :---: | :---: | :---: |
|  | DB | addrh | addrl |
|  |  |  | X Reg |
| Operand Address: |  | tive ad |  |

## 13. Absolute Indexed With $\mathbf{Y}-\mathbf{a , y}$

The second and third bytes of the instruction are added to the Y Index Register to form the low-order 16 bits of the effective address. The Data Bank Register contains the high-order 8 bits of the effective address.


## 14. Absolute Long Indexed With X-al, x

The second, third and fourth bytes of the instruction form a 24-bit base address. The effective address is the sum of this 24-bit address and the $X$ Index Register.

Instruction: \begin{tabular}{l|l|l|l|l|}
\hline opcode \& addrl \& addrh \& baddr <br>
\hline

 

<br>
\& baddr \& addrh \& addrl <br>
Operand <br>
Address:
\end{tabular}

## 15. Program Counter Relative-r

This address mode, referred to as Relative Addressing, is used only with the Branch instructions. If the condition being tested is met, the second byte of the instruction is added to the Program Counter, which has been updated to point to the opcode of the next instruction. The offset is a signed 8-bit quantity in the range from -128 to 127. The Program Bank Register is not affected.

## 16. Program Counter Relative Long-rl

This address mode, referred to as Relative Long Addressing, is used only with the Unconditional Branch Long instruction (BRL) and the Push Effective Relative instruction (PER). The second and third bytes of the instruction are added to the Program Counter, which has been updated to point to the opcode of the next instruction. With the branch instruction, the Program Counter is loaded with the result. With the Push Effective Relative instruction, the result is stored on the stack. The offset is a signed 16-bit quantity in the range from -32768 to 32767. The Program Bank Register is not affected.

## 17. Absolute Indirect-(a)

The second and third bytes of the instruction form an address to a pointer in Bank 0. The Program Counter is loaded with the first and second bytes at this pointer. With the Jump Long (JML) instruction, the Program Bank Register is loaded with the third byte of the pointer.

| opcode | addrl | addrh |
| :--- | :---: | :---: | :---: |

New PC = (indirect address)
with JML:
New PC = (indirect address)
New PB = (indirect address +2 )

## 18. Direct Indirect-(d)

The second byte of the instruction is added to the Direct Register to form a pointer to the low-order 16 bits of the effective address. The Data Bank Register contains the high-order 8 bits of the effective address.

19. Direct Indirect Long-[d]

The second byte of the instruction is added to the Direct Register to form a pointer to the 24-bit effective address.


## 20. Absolute Indexed Indirect-( $\mathbf{a}, \mathbf{x}$ )

The second and third bytes of the instruction are added to the X Index Register to form a 16-bit pointer in Bank 0. The contents of this pointer are loaded in the Program Counter. The Program Bank Register is not changed.

Instruction: | opcode | addrl | addrh |
| :---: | :---: | :---: |
|  | addrh | addrl |
|  |  | XReg |

then:

$$
\mathrm{PC}=\text { (address) }
$$

## 21. Stack

Stack addressing refers to all instructions that push or pull data from the stack, such as Push, Pull, Jump to Subroutine, Return from Subroutine, Interrupts, and Return from Interrupt. The bank address is always 0 . Interrupt Vectors are always fetched from Bank 0.
22. Stack Relative-r,s

The low-order 16 bits of the effective address is formed from the sum of the second byte of the instruction and the Stack Pointer. The high-order 8 bits of the effective address is always zero. The relative offset is an unsigned 8-bit quantity in the range of 0 to 255 .


## 23. Stack Relative Indirect Indexed-( $r, s), \mathbf{y}$

The second byte of the instruction is added to the Stack Pointer to form a pointer to the low-order 16-bit base address in Bank 0. The Data Bank Register contains the high-order 8 bits of the base address. The effective address is the sum of the 24-bit base address and the $Y$ Index Register.


## 24. Block

This addressing mode is used by the Block Move instructions. The second byte of the instruction contains the high-order 8 bits of the destination address. The $Y$ index Register contains the low-order 16 bits of the destination address. The third byte of the instruction contains the high-order 8 bits of the source address. The X Index Register contains the low-order 16 bits of the source address. The Accumulator contains one less than the number of bytes to move. The second byte of the block move instructions is also loaded into the Data Bank Register.


Increment (MVN) or decrement (MVP) X and Y. Decrement $A$, (if positive), then PC-3 $\rightarrow P C$.

## Interrupt Processing Sequence

The interrupt processing sequence is initiated as the direct result of hardware Abort, Interrupt Request, Non-Maskable Interrupt, or Reset inputs.

The interrupt sequence can also be initiated as a result of the Break or Co-Processor instructions within the software. The following listings describe the function of each cycle in the interrupt processing sequence:

Hardware Interrupt- $\overline{\mathbf{A B O R T}}, \overline{\mathrm{IRQ}}, \overline{\mathrm{NMI}}, \overline{\mathrm{RES}}$ Inputs

| $\begin{gathered} \text { Cyc } \\ E=0 \end{gathered}$ | No. $E=1$ | Address | Data | R/W | SYNC | VDA | VPA | $\overline{\mathbf{V P}}$ | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | PC | X | 1 | 1 | 1 | 1 | 1 | Internal Operation |
| 2 | 2 | PC | X | 1 | 0 | 0 | 0 | 1 | Internal Operation |
| 3 | [1] | S | PB | 0 | 0 | 1 | 0 | 1 | Write PB to Stack, S-1 $\rightarrow$ S |
| 4 | 3 | S | $\mathrm{PCH}[2]$ | - 0 [3] | 0 | 1 | 0 | 1 | Write PCH to Stack, S-1 $\rightarrow$ S |
| 5 | 4 | S | PCL [2] | 0 [3] | 0 | 1 | 0 | 1 | Write PCL to Stack, S-1 - S |
| 6 | 5 | S | P [4] | 0 [3] | 0 | 1 | 0 | 1 | Write P to Stack, S-1 - S |
| 7 | 6 | VL | (VL) | 1 | 0 | 1 | 0 | 0 | Read Vector Low Byte, P: $0 \rightarrow$ D, 1 -1 |
| 8 | 7 | VH | (VH) | 1 | 0 | 1 | 0 | 0 | Read Vector High Byte |

Software Interrupt-BRK, COP Instructions

| $\begin{gathered} \text { Cy } \\ E=0 \end{gathered}$ | No. $E=1$ | Address | Data | R/W | SYNC | VDA | VPA | $\overline{\mathbf{V P}}$ | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | PC-2 | X | 1 | 1 | 1 | 1 | 1 | Opcode |
| 2 | 2 | PC-1 | X | 1 | 0 | 0 | 1 | 1 | Signature |
| 3 | [1] | S | PB | 0 | 0 | 1 | 0 | 1 | Write PB to Stack, S-1 - S |
| 4 | 3 | S | PCH | 0 | 0 | 1 | 0 | 1 | Write PCH to Stack, S-1 - S |
| 5 | 4 | S | PCL | 0 | 0 | 1 | 0 | 1 | Write PCL to Stack, S-1 $\rightarrow$ S |
| 6 | 5 | S | P | 0 | 0 | 1 | 0 | 1 | Write P to Stack, S-1 $\rightarrow$ S |
| 7 | 6 | VL | (VL) | 1 | 0 | 1 | 0 | 0 | Read Vector Low Byte, P: $0 \rightarrow$ D, $1 \rightarrow 1$ |
| 8 | 7 | VH | (VH) | 1 | 0 | 1 | 0 | 0 | Read Vector High Byte |

Notes:
[1] Delete this cycle in Emulation mode.
[2] Abort writes address of aborted opcode.
[3] $R / \bar{W}$ remains in the high state during Reset.
[4] In Emulation mode, bit 4 written to stack is changed to 0.

Table 3. Vector Locations

| Name | Source | Emulation $(E=1)$ | Native $(E=0)$ |
| :---: | :---: | :---: | :---: |
| $\overline{\text { ABORT }}$ | Hardware | O0FFF8, 9 | O0FFE8,9 |
| BRK | Software | OOFFFE, ${ }^{\text {F }}$ | O0FFE6, 7 |
| COP | Software | OOFFF4,5 | OOFFE4,5 |
| IRQ | Hardware | OOFFFE, F | OOFFEE,F |
| $\overline{\text { NMI }}$ | Hardware | OOFFFA, ${ }^{\text {B }}$ | OOFFEA, B |
| RESET | Hardware | OOFFFC, D | OOFFFC, D |

## Table 4. G65SC802 and G65SC816 Instruction Set-Alphabetical Sequence



Table 5．Arithmetic and Logical Instructions
Addressing Mode

|  |  | OPERA | ATION |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MNE－ MONIC | M／X | $E=1$ or $E=0$ and $M / X=1$ | $\mathrm{E}=0$ <br> and $M / X=0$ | \％ E E | E Üdem d | 능 | $\frac{x}{2}$ | 층 | 츻 | $\begin{aligned} & \frac{1}{x} \\ & \frac{1}{0} \end{aligned}$ | 츨 | 罙 | 空 |  | 号 |  | 흥 | $\frac{\times}{\frac{x}{\infty}}$ | $\stackrel{\sim}{\circ}$ | 츷 | $\left\lvert\,\right.$ | 年 |
| ADC | Pm | $A L+B+P c \rightarrow A L$ | $A+W+P c \rightarrow A$ | 69 |  | 65 | 75 |  | 72 | 61 | 71 | 67 | 77 | 6D | 7D | 79 | 6F | 7F | 63 | 73 | NV．．．． Z C | ADC |
| AND | Pm | $A L \wedge B \rightarrow A L$ | $A \wedge W \rightarrow A$ | 29 |  | 25 | 35 |  | 32 | 21 | 31 | 27 | 37 | 2D | 3D | 39 | $2 F$ | 3F | 23 | 33 | N．．．．． $\mathbf{Z}$ ． | AND |
| ASL（2） | Pm | Pc－B－O | Pc－W－0 |  | OA | 06 | 16 |  |  |  |  |  |  | OE | 1E |  |  |  |  |  | $N$ ．．．．． Z C | ASL |
| BIT（1） | Pm | $A L \wedge B$ | A＾W | 89 |  | 24 | 34 |  |  |  |  |  |  | 2C | 3 C |  |  |  |  |  | NV．．．． Z | BIT |
| CMP | Pm | AL－B | A－W | C9 |  | C5 | D5 |  | D2 | C1 | D1 | C7 | D7 | CD | DD | D9 | CF | DF | C3 | D3 | N ．．．．． Z C | CMP |
| CPX | Px | XL－B | X－W | E0 |  | E4 |  |  |  |  |  |  |  | EC |  |  |  |  |  |  | $N$ ．．．．． Z C | CPX |
| CPY | Px | YL－B | Y－W | C0 |  | C4 |  |  |  |  |  |  |  | CC |  |  |  |  |  |  | $N$ ．．．．．Z C | CPY |
| DEC（2） | Pm | B－1－B | W－1－W |  | 3A | C6 | D6 |  |  |  |  |  |  | CE | DE |  |  |  |  |  | N ．．．．． Z | DEC |
| EOR | Pm | $A L \forall B \rightarrow A L$ | $A \forall W-A$ | 49 |  | 45 | 55 |  | 52 | 41 | 51 | 47 | 57 | 4D | 5D | 59 | 4F | 5F | 43 | 53 | N ．．．．． $\mathbf{Z}$ | EOR |
| INC（2） | Pm | $B+1 \rightarrow B$ | $W+1 \rightarrow W$ |  | 1A | E6 | F6 |  |  |  |  |  |  | EE | FE |  |  |  |  |  | N ．．．．． $\mathbf{Z}$ | INC |
| LDA | Pm | $B \rightarrow A L$ | W $\rightarrow$ A | A9 |  | A5 | B5 |  | B2 | A1 | B1 | A7 | B7 | AD | BD | B9 | AF | BF | A3 | B3 | N ．．．．． $\mathbf{Z}$ | LDA |
| LDX | Px | $B \rightarrow X L$ | $W \rightarrow X$ | A2 |  | A6 |  | B6 |  |  |  |  |  | AE |  | BE |  |  |  |  | N ．．．．． Z | LDX |
| LDY | Px | $\mathrm{B} \rightarrow \mathrm{YL}$ | W -Y | AO |  | A4 | B4 |  |  |  |  |  |  | AC | BC |  |  |  |  |  | N ．．．．． $\mathbf{Z}$ | LDY |
| LSR（2） | Pm | $0 \rightarrow B \rightarrow P c$ | $0 \rightarrow W \rightarrow P c$ |  | 4A | 46 | 56 |  |  |  |  |  |  | 4E | 5E |  |  |  |  |  | O ．．．．．Z C | LSR |
| ORA | Pm | $A L V B \rightarrow A L$ | $A V W \rightarrow A$ | 09 |  | 05 | 15 |  | 12 | 01 | 11 | 07 | 17 | OD | 1D | 19 | OF | 1F | b3 | 13 | N ．．．．． $\mathbf{Z}$ | ORA |
| ROL（2） | Pm | $\mathrm{Pc}-\mathrm{B}-\mathrm{Pc}$ | PC－W－Pc |  | 2A | 26 | 36 |  |  |  |  |  |  | 2 E | 3E |  |  |  |  |  | $N \ldots$ | ROL |
| ROR（2） | Pm | $P C \rightarrow B \rightarrow P c$ | $\mathrm{Pc} \rightarrow \mathrm{W} \rightarrow \mathrm{Pc}$ |  | 6A | 66 | 76 |  |  |  |  |  |  | 6E | 7E |  |  |  |  |  | $N$ ．．．．． $\mathrm{Z} C$ | ROR |
| SBC | Pm | $A L-B-P C \rightarrow A L$ | $A-W-P c \rightarrow A$ | E9 |  | E5 | F5 |  | F2 | E1 | F1 | E7 | F7 | ED | FD | F9 | EF | FF | E3 | F3 | N V ．．．． Z C | SBC |
| STA（7） | Pm | $A L \rightarrow B$ | $\mathrm{A} \rightarrow \mathrm{W}$ |  |  | 85 | 95 |  | 92 | 81 | 91 | 87 | 97 | 8D | 9D | 99 | 8F | 9F | 83 | 93 | ．．．．．．．． | STA |
| STX | Px | $X L \rightarrow B$ | $X \rightarrow W$ |  |  | 86 |  | 96 |  |  |  |  |  | 8E |  |  |  |  |  |  | ．．．．．．．． | STX |
| STY | Px | $Y L \rightarrow B$ | $\mathrm{Y} \rightarrow \mathrm{W}$ |  |  | 84 | 94 |  |  |  |  |  |  |  |  |  |  |  |  |  | ．．．．．．．． | STY |
| STZ（7） | Pm | $0 \rightarrow B$ | $\underset{\sim}{-W}$ |  |  | 64 | 74 |  |  |  |  |  |  | 9 C | 9E |  |  |  |  |  | ．．．．．．．． | STZ |
| TRB（8） | Pm | $\overline{A L} \wedge B \rightarrow B$ | $\bar{A} \wedge W \rightarrow W$ |  |  | 14 |  |  |  |  |  |  |  | 1C |  |  |  |  |  |  | ．Z | TRB |
| TSB（8） | Pm | $A L V B \rightarrow B$ | AVW $\rightarrow$ W |  |  | 04 |  |  |  |  |  |  |  | OC |  |  |  |  |  |  | Z | TSB |
|  |  |  |  |  |  |  |  | d 0 | c cy | le it | L $\neq$ | $\rightarrow$ |  |  |  |  |  |  |  |  |  |  |
| Emulation（ $\mathrm{E}=1$ ）or Native（ $\mathrm{E}=0$ ）Mode， 8 bit（M／X＝1） |  |  | cycles | 2 | 2 | 3 | 4 | 4 | 5 | 6 | 5 （3） | 6 | 6 | 4 | 4 （3） | 4 （3） | 5 | 5 | 4 | 7 |  |  |
|  |  |  | bytes | 2 | 1 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 3 | 3 | 3 | 4 | 4 | 2 | 2 |  |  |
| Native Mode（ $\mathrm{E}=0$ ）， 16 bit（M／X＝0） |  |  | cycles | 3 | 2 | 4 | 5 | 5 | 6 | 7 | 6 | 7 | 7 | 5 | 5 | 5 | 6 | 5 | 5 |  |  |  |
|  |  |  | bytes | 3 | 1 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 3 | 3 | 3 | 4 | 4 | 2 | 2 |  |  |


| $V$ | logical OR |
| :--- | :--- |
| $\wedge$ | logical AND |
| $\forall$ | logical exclusive OR |
| + | arithmetic addition |
| - | arithmetic subtraction |
| $\neq$ | not equal |
| - | status bit not affected |


| B | byte per effective address |
| :--- | :--- |
| W | word per effective address |
| r | relative offset |
| A | Accumulator，AL low half of Accumulator |
| X | Index Register，XL low half of X register |
| Y | Index Register，YL low half of Y register |
| Pc | carry bit |
| M／X | effective mode bit in Status Register（Pm or Px） |
| Ws | word per stack pointer |
| Bs | byte per stack pointer |

## Notes：

1．BIT instruction does not affect $N$ and $V$ flags when using immediate addressing mode．When using other addressing modes，the $N$ and $V$ flags are respectively set to bits 7 and 6 or 15 and 14 of the addressed memory depending on mode（byte or word）．
2．For all Read／Modify／Write instruction addressing modes except accumulator－
Add 2 cycles for $\mathrm{E}=1$ or $\mathrm{E}=0$ and $\mathrm{Pm}=1$（8－bit mode）．
Add 3 cycles for $\mathrm{E}=0$ and $\mathrm{Pm}=0$（16－bit mode）．
3．Add one cycle when indexing across page boundary and $E=1$ except for STA and STZ instructions．
4．If $E=1$ then $1 \rightarrow S H$ and $X L \rightarrow S L$ ．If $E=0$ then $X \rightarrow S$ regardless of $P m$ or $P x$ ．
5．Exchanges the carry $(\mathrm{Pc})$ and $E$ bits．Whenever the $E$ bit is set the following registers and status bits are locked into the indicated state： $X H=0, Y H=0, S H=1, P m=1, P x=1$ ．
6．Add 1 cycle if branch is taken．In Emulation（ $E=1$ ）mode only—add 1 cycle if the branch is taken and crosses a page boundary．
7．Add 1 cycle in Emulation mode（ $E=1$ ）for（dir），$y ; a b s, x$ ；and $a b s, y$ addressing modes．
8．With TSB and TRB instruction，the $Z$ flag is set or cleared by the result of $A \wedge B$ or $A \wedge W$ ． For all Read／Modify／Write instruction addressing modes except accumulator－
Add 2 cycles for $\mathrm{E}=1$ or $\mathrm{E}=0$ and $\mathrm{Pm}=1$（8－bit mode）．
Add 3 cycles for $\mathrm{E}=0$ and $\mathrm{Pm}=0$（16－bit mode）．

Table 6. Branch, Transfer, Push, Pull, and Implied Addressing Mode Instructions

| Mnemonic | Bytes | M/X | Cycles | Operation 8 Bit | Cycles | Operation 16 Bit | Implied | Stack | Relative | $\begin{array}{\|ccc\|cc\|} \hline & \text { Status } \\ \hline \text { N V M X D I Z } \\ \hline \end{array}$ | Mnemonic |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BCC (6) | 2 | - | 2 | $\mathrm{PC}+\mathrm{r} \rightarrow \mathrm{PC}$ | 2 | $\mathrm{PC}+\mathrm{r} \rightarrow \mathrm{PC}$ |  |  | 90 |  | BCC |
| BCS (6) | 2 | - | 2 | $\mathrm{PC}+\mathrm{r} \rightarrow \mathrm{PC}$ | 2 | $\mathrm{PC}+\mathrm{r} \rightarrow \mathrm{PC}$ |  |  | B0 | . . . . . . . . | BCS |
| BEQ (6) | 2 | - | 2 | $\mathrm{PC}+\mathrm{r} \rightarrow \mathrm{PC}$ | 2 | $\mathrm{PC}+\mathrm{r} \rightarrow \mathrm{PC}$ |  |  | F0 | . . . . . . . | BEQ |
| BMI (6) | 2 | - | 2 | $\mathrm{PC}+\mathrm{r} \rightarrow \mathrm{PC}$ | 2 | $\mathrm{PC}+\mathrm{r} \rightarrow \mathrm{PC}$ |  |  | 30 | . . . . . . . | BMI |
| BNE (6) | 2 | - | 2 | $\mathrm{PC}+\mathrm{r} \rightarrow \mathrm{PC}$ | 2 | $\mathrm{PC}+\mathrm{r} \rightarrow \mathrm{PC}$ |  |  | D0 | - . . . . . . | BNE |
| BPL (6) | 2 | - | 2 | $\mathrm{PC}+\mathrm{r} \rightarrow \mathrm{PC}$ | 2 | $\mathrm{PC}+\mathrm{r} \rightarrow \mathrm{PC}$ |  |  | 10 | . . . . . . . . | BPL |
| BRA (6) | 2 | - | 2 | $\mathrm{PC}+\mathrm{r} \rightarrow \mathrm{PC}$ | 2 | $\mathrm{PC}+\mathrm{r} \rightarrow \mathrm{PC}$ |  |  | 80 | . . . . . . . | BRA |
| BVC (6) | 2 | - | 2 | PC + r - PC | 2 | $\mathrm{PC}+\mathrm{r} \rightarrow \mathrm{PC}$ |  |  | 50 | . . . . . . . | BVC |
| BVS (6) | 2 | - | 2 | $\mathrm{PC}+\mathrm{r} \rightarrow \mathrm{PC}$ | 2 | $\mathrm{PC}+\mathrm{r} \rightarrow \mathrm{PC}$ |  |  | 70 |  | BVS |
| CLC | 1 | - | 2 | $0 \rightarrow \mathrm{Pc}$ | 2 | $0 \rightarrow \mathrm{Pc}$ | 18 |  |  | . 0 | CLC |
| CLD | 1 | - | 2 | $0 \rightarrow \mathrm{Pd}$ | 2 | $0 \rightarrow \mathrm{Pd}$ | D8 |  |  | . 0 | CLD |
| CLI | 1 | - | 2 | $0 \rightarrow \mathrm{Pi}$ | 2 | $0 \rightarrow \mathrm{Pi}$ | 58 |  |  | . . . . 0 . | CLI |
| CLV | 1 | - | 2 | $0 \rightarrow \mathrm{Pv}$ | 2 | $0 \rightarrow \mathrm{Pv}$ | B8 |  |  | 0 | CLV |
| DEX | 1 | Px | 2 | XL-1 ${ }^{\text {XL }}$ | 2 | $X-1 \rightarrow X$ | CA |  |  | N . . . . . Z | DEX |
| DEY | 1 | Px | 2 | YL-1-YL | 2 | $\mathrm{Y}-1 \rightarrow \mathrm{Y}$ | 88 |  |  | N . . . . . Z | DEY |
| INX | 1 | Px | 2 | $\mathrm{XL}+1 \rightarrow \mathrm{XL}$ | 2 | $X+1 \rightarrow X$ | E8 |  |  | N . . . . . Z | INX |
| INY | 1 | Px | 2 | $\mathrm{YL}+1 \rightarrow \mathrm{YL}$ | 2 | Y+1-Y | C8 |  |  | N . . . . . Z | INY |
| NOP | 1 | - | 2 | no operation | 2 | no operation | EA |  |  | . . . . . . . | NOP |
| PEA | 3 | - | 5 | $\mathrm{W} \rightarrow \mathrm{Ws}, \mathrm{S}-2 \rightarrow \mathrm{~S}$ | 5 | same |  | F4 |  | . . . . . . . | PEA |
| PEI | 2 | - | 6 | W $\rightarrow$ Ws, S-2 $\rightarrow$ S | 6 | same |  | D4 |  | . . . . . . . | PEI |
| PER | 3 | - | 6 | W $\rightarrow$ Ws, S-2 $\rightarrow$ S | 6 | same |  | 62 |  | - . . . . . . | PER |
| PHA | 1 | Pm | 3 | $\mathrm{AL} \rightarrow \mathrm{Bs}, \mathrm{S}-1 \rightarrow \mathrm{~S}$ | 4 | A $\rightarrow$ Ws, S-2 $\rightarrow$ S |  | 48 |  | . . . . . . . . | PHA |
| PHB | 1 | - | 3 | DB $\rightarrow$ Bs, S-1 $\rightarrow$ S | 3 | same |  | 8B |  | . . . . . . . | PHB |
| PHD | 1 | - | 4 | $\mathrm{D} \rightarrow$ Ws, $\mathrm{S}-2 \rightarrow \mathrm{~S}$ | 4 | same |  | OB |  | - . . . . . | PHD |
| PHK | 1 | - | 3 | $\mathrm{PB} \rightarrow \mathrm{Bs}, \mathrm{S}-1 \rightarrow \mathrm{~S}$ | 3 | same |  | 4B |  | - . . . . . . | PHK |
| PHP | 1 | - | 3 | $\mathrm{P} \rightarrow \mathrm{Bs}, \mathrm{S}-1 \rightarrow \mathrm{~S}$ | 3 | same |  | 08 |  | - . . . . . . | PHP |
| PHX | 1 | Px | 3 | $\mathrm{XL} \rightarrow \mathrm{Bs}, \mathrm{S}-1 \rightarrow \mathrm{~S}$ | 4 | $\mathrm{X} \rightarrow \mathrm{Ws}, \mathrm{S}-2 \rightarrow \mathrm{~S}$ |  | DA |  | - . . . . . | PHX |
| PHY | 1 | Px | 3 | $\mathrm{YL} \rightarrow \mathrm{Bs}, \mathrm{S}-1 \rightarrow \mathrm{~S}$ | 4 | $Y \rightarrow W$ s, S-2 $\rightarrow$ S |  | 5A |  | . . . . . . | PHY |
| PLA | 1 | Pm | 4 | $\mathrm{S}+1 \rightarrow \mathrm{~S}, \mathrm{Bs} \rightarrow \mathrm{AL}$ | 5 | $\mathrm{S}+2 \rightarrow \mathrm{~S}, \mathrm{Ws} \rightarrow \mathrm{A}$ |  | 68 |  | N . . . . . Z | PLA |
| PLB | 1 | - | 4 | $\mathrm{S}+1 \rightarrow \mathrm{~S}$, $\mathrm{Bs} \rightarrow \mathrm{DB}$ | 4 | same |  | AB |  | N . . . . . Z | PLB |
| PLD | 1 | - | 5 | $\mathrm{S}+2 \rightarrow \mathrm{~S}, \mathrm{Ws} \rightarrow \mathrm{D}$ | 5 | same |  | 2B |  | N . . . . . Z | PLD |
| PLP | 1 | - | 4 | $S+1 \rightarrow S, B s \rightarrow P$ | 4 | same |  | 28 |  | NVMXDIZC | PLP |
| PLX | 1 | Px | 4 | $\mathrm{S}+1 \rightarrow \mathrm{~S}, \mathrm{Bs} \rightarrow \mathrm{XL}$ | 5 | $\mathrm{S}+2 \rightarrow \mathrm{~S}$, Ws $\rightarrow \mathrm{X}$ |  | FA |  | N . . . . . Z | PLX |
| PLY | 1 | Px | 4 | $\mathrm{S}+1 \rightarrow \mathrm{~S}, \mathrm{Bs} \rightarrow \mathrm{YL}$ | 5 | $\mathrm{S}+2 \rightarrow \mathrm{~S}, \mathrm{Ws} \rightarrow \mathrm{Y}$ |  | 7A |  | N . . . . . Z | PLY |
| SEC | 1 | - | 2 | $1 \rightarrow \mathrm{Pc}$ | 2 | $1 \rightarrow \mathrm{Pc}$ | 38 |  |  | . . . . . . . 1 | SEC |
| SED | 1 | - | 2 | $1 \rightarrow \mathrm{Pd}$ | 2 | $1 \rightarrow \mathrm{Pd}$ | F8 |  |  | 1 | SED |
| SEI | 1 | - | 2 | $1 \rightarrow \mathrm{Pi}$ | 2 | $1 \rightarrow \mathrm{Pi}$ | 78 |  |  | 1 | SEI |
| TAX | 1 | Px | 2 | $\mathrm{AL} \rightarrow \mathrm{XL}$ | 2 | $\mathrm{A} \rightarrow \mathrm{X}$ | AA |  |  | N . . . . . Z | TAX |
| TAY | 1 | Px | 2 | $\mathrm{AL} \rightarrow \mathrm{YL}$ | 2 | $A \rightarrow Y$ | A8 |  |  | N . . . . . Z | TAY |
| TCD | 1 | - | 2 | $A \rightarrow D$ | 2 | $\mathrm{A} \rightarrow$ D | 5B |  |  | N . . . . Z | TCD |
| TCS | 1 | - | 2 | $A \rightarrow S$ | 2 | $A \rightarrow S$ | 1B |  |  |  | TCS |
| TDC | 1 | - | 2 | $D \rightarrow A$ | 2 | $D \rightarrow A$ | 7B |  |  | N . . . . . Z | TDC |
| TSC | 1 | - | 2 | $S \rightarrow A$ | 2 | $S \rightarrow A$ | 3B |  |  | N . . . . . Z | TSC |
| TSX | 1 | Px | 2 | SL $\rightarrow$ XL | 2 | $S \rightarrow X$ | BA |  |  | N.... Z | TSX |
| TXA | 1 | Pm | 2 | $\mathrm{XL} \rightarrow \mathrm{AL}$ | 2 | $x \rightarrow A$ | 8A |  |  | N . . . . . Z | TXA |
| TXS | 1 | - | 2 | see note 4 | 2 | $x \rightarrow$ S | 9A |  |  | N. . . . . | TXS |
| TXY | 1 | Px | 2 | $\mathrm{XL} \rightarrow \mathrm{YL}$ | 2 | $X \rightarrow Y$ | 9B |  |  | N . . . . . Z | TXY |
| TYA | 1 | Pm | 2 | YL $\rightarrow$ AL | 2 | $Y \rightarrow A$ | 98 |  |  | N . . . . Z | TYA |
| TYX | 1 | Px | 2 | YL $\rightarrow$ XL | 2 | $Y \rightarrow X$ | BB |  |  | N . . . . . Z | TYX |
| XCE | 1 | - | 2 | see note 5 | 2 | see note 5 | FB |  |  | . C | XCE |

See Notes on page 13.

Table 7. Other Addressing Mode Instructions

| Mnemonic | Addressing Mode | $\begin{aligned} & \text { Op } \\ & \text { Code } \end{aligned}$ | Cycles | Bytes | $\begin{gathered} \text { Status } \\ \text { NVMXD I Z C } \end{gathered}$ | Mnemonic | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BRK | stack | 00 | 7/8 | 2 | 01 | BRK | See discussion in Interrupt Processing |
| BRL | relative long | 82 | 3 | 3 | . . . . . . . | BRL | Sequence section. $P C+r \rightarrow P C \text { where }-32768<r<32767 \text {. }$ |
| COP | stack | 02 | 7/8 | 2 | 01 | COP | See discussion in Interrupt Processing |
| JML | absolute indirect | DC | 6 | 3 | . . . . . . . . | JML | Sequence section. $\mathrm{W} \rightarrow \mathrm{PC}, \mathrm{~B} \rightarrow \mathrm{~PB}$ |
| JMP | absolute | 4C | 3 | 3 | . . . . . . . | JMP | W $\rightarrow$ PC |
| JMP | absolute indirect | 6 C | 5 | 3 | . . . . . . . . | JMP | $w \rightarrow P C$ |
| JMP | absolute indexed indirect | 7 C | 6 | 3 | . . . . . . . | JMP | $W \rightarrow P C$ |
| JMP | absolute long | 5 C | 4 | 4 | .... | JMP | $W \rightarrow P C, B \rightarrow P B$ |
| JSL | absolute long | 22 | 8 | 4 |  | JSL | $\mathrm{PB} \rightarrow \mathrm{Bs}, \mathrm{~S}-1 \rightarrow \mathrm{~S}, \mathrm{PC} \rightarrow \mathrm{Ws}, \mathrm{~S}-2 \rightarrow \mathrm{~S}, \mathrm{~W} \rightarrow \mathrm{PC},$ |
| JSR | absolute | 20 | 6 | 3 | . . . . . . . . | JSR | $P C \rightarrow W s, S-2 \rightarrow S, W \rightarrow P C$ |
| JSR | absolute indexed indirect | FC |  | 3 | . . . . . . . | JSR | $\mathrm{PC} \rightarrow \mathrm{Ws}, \mathrm{S}-2 \rightarrow \mathrm{~S}, \mathrm{~W} \rightarrow \mathrm{PC}$ |
| MVN | block | 54 | 7/byte | 3 | . . . . . . . . | MVN | See discussion in Addressing Mode |
| MVP | block | 44 | 7/byte | 3 |  | MVP |  |
| REP | immediate | C2 |  | 2 | NVMXDiz ${ }_{\text {L }}$ | REP | $P \wedge \bar{B} \rightarrow P$ |
| RTI | stack | 40 | 6/7 | 1 | NVMXDIZC | RTI | $\mathrm{S}+1 \rightarrow \mathrm{~S}, \mathrm{Bs} \rightarrow \mathrm{P}, \mathrm{S}+2 \rightarrow \mathrm{~S}, \mathrm{Ws} \rightarrow \mathrm{PC}$, if $\mathrm{E}=0$ |
| RTL | stack | 6B | 6 | 1 |  | R'TL | then $\mathrm{S}+1 \rightarrow \mathrm{~S}$, $\mathrm{Bs} \rightarrow \mathrm{PB}$ <br> $\mathrm{S}+2 \rightarrow \mathrm{~S}, \mathrm{Ws}+1 \rightarrow \mathrm{PC}, \mathrm{S}+1 \rightarrow \mathrm{~S}, \mathrm{Bs} \rightarrow \mathrm{PB}$ |
| RTS | stack | 60 | 6 | 1 |  | RTS | S+2-S, Ws $+1 \rightarrow \mathrm{PC}$ |
| SEP | immediate | E2 | 3 | 2 | NVMXD I Z C | SEP | PVB $\rightarrow$ P |
| STP | implied | DB | $3+$ | 1 | . . . . . . . . | STP | Stop the clock. Requires reset to |
| WAI | implied | CB | 3 + | 1 | . . . . . . . . | WAI | Wait for interrupt. RDY held low until interrupt. |
| XBA | implied | EB | 3 | 1 | N . . . . . Z | XBA | Swap AH and AL. Status bits reflect final condition of AL. |

See Notes on page 13.

Table 8. Opcode Matrix

| $\begin{array}{\|c\|} \hline \mathbf{M} \\ \mathbf{S} \\ \mathbf{D} \end{array}$ | LSD |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | M |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |  |
| 0 | $\begin{array}{\|c\|} \hline \text { BRK s } \\ 2 \end{array}$ | $\begin{gathered} \text { ORA }(\mathrm{d}, \mathrm{x}) \\ 26 \end{gathered}$ | $\begin{gathered} \mathrm{COPs} \\ 28 \end{gathered}$ | $\begin{gathered} \text { ORA r,s } \\ 24 \end{gathered}$ | $\begin{array}{cc} \hline \text { TSB d } \\ 2 & 5 \end{array}$ | $\begin{gathered} \text { ORAd } \\ 23 \end{gathered}$ | $\begin{gathered} \text { ASL d } \\ 2 \quad 5 \end{gathered}$ | $\begin{gathered} \text { ORA [d] } \\ 266 \end{gathered}$ | $\begin{array}{\|c} \hline \text { PHP s } \\ 13 \end{array}$ | $\begin{aligned} & \text { ORA \# } \\ & 22 \end{aligned}$ | $\begin{array}{cc} \text { ASL A } \\ 1 & 2 \end{array}$ | $\left\|\begin{array}{cc} \mathrm{PHD} \mathrm{~s} \\ 1 & 4 \end{array}\right\|$ | $\begin{gathered} \text { TSBa } \\ 36 \end{gathered}$ | $\begin{gathered} \text { ORA a } \\ 344 \end{gathered}$ | $\begin{gathered} \text { ASL a } \\ 36 \end{gathered}$ | $\begin{gathered} \text { ORA al } \\ 45 \end{gathered}$ | 0 |
| 1 | $\begin{array}{c\|} \hline \text { BPL r } \\ 2 \end{array}$ | $\begin{gathered} \text { ORA (d),y } \\ 25 \end{gathered}$ | $\begin{array}{\|cc\|} \hline \text { ORA (d) } \\ 2 & 5 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { ORA }(r, s), y \\ 27 \end{array}$ | $\begin{gathered} \text { TRB d } \\ 2 \quad 5 \end{gathered}$ | $\left\|\begin{array}{cc} \text { ORA } \mathrm{d}, \mathrm{x} \\ 2 & 4 \end{array}\right\|$ | $\left\|\begin{array}{cc} \text { ASL d,x } \\ 2 & 6 \end{array}\right\|$ | $\begin{gathered} \text { ORA [d],y } \\ 26 \end{gathered}$ | $\begin{gathered} \overline{C L C i} \\ 12 \end{gathered}$ | $\begin{array}{\|cc\|} \hline \text { ORA a,y } \\ 3 & 4 \\ \hline \end{array}$ | $\begin{gathered} \text { INC A } \\ 12 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { TCS } \mathrm{i} \\ 1 \end{array}$ | $\begin{gathered} \text { TRB a } \\ 366 \end{gathered}$ | $\begin{gathered} \text { ORA } a, x \\ 34 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { ASL a, } \mathrm{x} \\ 3 \mathrm{y} \end{array}$ | $\left\lvert\, \begin{array}{cc} \mathrm{ORA} A \mathrm{a}, \mathrm{x} \\ 4 & 5 \end{array}\right.$ | 1 |
| 2 | $\begin{array}{c\|} \hline \text { JSR a } \\ 3 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { AND }(\mathrm{d}, \mathrm{x}) \\ 2 \\ \hline \end{array}$ | $\begin{gathered} \text { JSL al } \\ 488 \end{gathered}$ | $\begin{array}{cc} \hline \text { AND r,s } \\ 2 & 4 \end{array}$ | $\begin{aligned} & \text { BIT d } \\ & 2 \quad 3 \\ & \hline \end{aligned}$ | $\begin{gathered} \hline \text { AND d } \\ 2 \quad 3 \\ \hline \end{gathered}$ | $\begin{gathered} \text { ROL d } \\ 25 \end{gathered}$ | $\begin{gathered} \text { AND [d] } \\ 266 \end{gathered}$ | $\begin{gathered} \hline \text { PLP s } \\ 14 \end{gathered}$ | $\begin{gathered} \text { AND \# } \\ 22 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { ROL A } \\ 1 \end{array}$ | $\begin{array}{\|cc\|} \hline \text { PLD s } \\ 1 & 5 \end{array}$ | $\begin{aligned} & \hline \text { BIT a } \\ & 3 \quad 4 \\ & \hline \end{aligned}$ | $\begin{gathered} \text { AND a } \\ 34 \end{gathered}$ | $\begin{gathered} \text { ROL a } \\ 36 \end{gathered}$ | $\begin{gathered} \text { AND al } \\ 4 \quad 5 \end{gathered}$ | 2 |
| 3 | $\begin{array}{c\|} \hline \text { BMI r } \\ 2 \quad 2 \\ \hline \end{array}$ | $\begin{gathered} \text { AND (d),y } \\ 25 \end{gathered}$ | $\begin{array}{\|cc\|} \hline \text { AND (d) } \\ 2 & 5 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { AND }(\mathrm{r}, \mathrm{~s}), \mathrm{y} \\ 27 \\ \hline \end{array}$ | $\begin{gathered} \text { BIT d,x } \\ 24 \end{gathered}$ | $\left\|\begin{array}{cc} \text { AND d,x } \\ 2 & 4 \end{array}\right\|$ | $\begin{gathered} \text { ROL d, } \mathrm{x} \\ 26 \end{gathered}$ | $\begin{gathered} \text { AND }[d], y \\ 26 \end{gathered}$ | $\begin{gathered} \text { SEC } i \\ 12 \end{gathered}$ | $\begin{array}{\|cc\|} \hline \text { AND a,y } \\ 3 & 4 \\ \hline \end{array}$ | $\begin{array}{cc} \text { DEC A } \\ 1 & 2 \end{array}$ | $\begin{array}{\|c\|} \hline \text { TSC } \\ 1 \end{array}$ | $\begin{gathered} \text { BIT a,x } \\ 344 \end{gathered}$ | $\begin{array}{\|c} \hline \text { AND } \mathrm{a}, \mathrm{x} \\ 3 \mathrm{a} \end{array}$ | $\begin{gathered} \text { ROL } a, x \\ 37 \end{gathered}$ | $\left\lvert\, \begin{array}{cc} \text { AND al, } \\ 4 & 5 \end{array}\right.$ | 3 |
| 4 | $\begin{gathered} \text { RTI s } \\ 17 \end{gathered}$ | $\begin{gathered} \text { EOR }(\mathrm{d}, \mathrm{x}) \\ 26 \end{gathered}$ | $\begin{aligned} & \text { reserve } \\ & 22 \end{aligned}$ | $\begin{aligned} & \text { EOR r,s } \\ & 24 \end{aligned}$ | $\begin{array}{\|c\|} \hline \text { MVP xya } \\ 3 \quad 7 \end{array}$ | $\begin{array}{cc} \text { EOR d } \\ 2 & 3 \end{array}$ | $\begin{gathered} \text { LSR d } \\ 25 \end{gathered}$ | $\begin{gathered} \text { EOR [d] } \\ 26 \end{gathered}$ | $\begin{array}{\|cc} \hline \text { PHA s } \\ 1 & 3 \end{array}$ | $\begin{gathered} \text { EOR \# } \\ 22 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { LSR A } \\ 1 \end{array} 2$ | $\begin{array}{\|cc\|} \hline \text { PHK s } \\ 1 & 3 \end{array}$ | $\begin{gathered} \text { JMP a } \\ 3 \quad 3 \end{gathered}$ | $\begin{gathered} \text { EOR a } \\ 3 \quad 4 \end{gathered}$ | $\begin{gathered} \hline \text { LSR a } \\ 36 \end{gathered}$ | $\begin{gathered} \text { EOR al } \\ 45 \end{gathered}$ | 4 |
| 5 | $\begin{array}{\|c\|} \hline \text { BVC } r \\ 2 \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline \text { EOR (d), } y \\ 25 \end{array}$ | $\begin{array}{\|c\|} \hline \text { EOR (d) } \\ 2 \end{array}$ | $\begin{array}{\|c\|} \hline \text { EOR }(r, s), y \\ 27 \\ \hline \end{array}$ | MVN xya $37$ | $\begin{array}{\|c\|} \hline \text { EOR d, } \mathrm{x} \\ 2 \end{array}$ | $\begin{array}{\|cc\|} \hline \text { LSR } d, x \\ 2 & 6 \end{array}$ | $\begin{gathered} \text { EOR }[d], y \\ 26 \end{gathered}$ | $\begin{aligned} & \hline \mathrm{CLI} \mathrm{i} \\ & 12 \end{aligned}$ | $\begin{gathered} \text { EOR a,y } \\ 3 \quad 4 \\ \hline \end{gathered}$ | $\begin{array}{cc} \mathrm{PHY} \mathrm{~s} \\ 1 & 3 \end{array}$ | $\begin{array}{\|c\|} \hline \text { TCD } \\ 1 \\ 1 \end{array}$ | $\begin{gathered} \hline \mathrm{JMP} \text { al } \\ 4 \quad 4 \end{gathered}$ | $\begin{gathered} \text { EOR a, } \mathrm{x} \\ 3 \quad 4 \end{gathered}$ | $\begin{array}{cc} \hline \text { LSR } a, x \\ 3 & 7 \\ \hline \end{array}$ | $\left\|\begin{array}{cc} E O R ~ a l, x \\ 4 & 5 \end{array}\right\|$ | 5 |
| 6 | $\begin{array}{\|c\|c} \hline \text { RTS s } \\ 1 & 6 \\ \hline \end{array}$ | $\begin{gathered} A D C(d, x) \\ 26 \end{gathered}$ | $\begin{gathered} \hline \text { PER s } \\ 36 \end{gathered}$ | $\begin{gathered} \text { ADC r }, \mathrm{s} \\ 24 \end{gathered}$ | $\begin{gathered} \text { STZ d } \\ 2 \quad 3 \end{gathered}$ | $\begin{array}{cc} \text { ADC d } \\ 2 & 3 \end{array}$ | $\begin{array}{cc} \text { ROR d } \\ 2 \quad 5 \end{array}$ | $\begin{gathered} \text { ADC [d] } \\ 266 \end{gathered}$ | $\begin{array}{\|cc\|} \hline \text { PLA s } \\ 1 & 4 \\ \hline \end{array}$ | $\begin{gathered} \text { ADC \# } \\ 22 \end{gathered}$ | $\begin{array}{cc} \text { ROR A } \\ 1 & 2 \end{array}$ | $\begin{array}{\|c\|} \hline \text { RTL s } \\ 1 \\ \hline \end{array}$ | $\begin{gathered} \text { JMP (a) } \\ 3 \quad 5 \end{gathered}$ | $\begin{gathered} \text { ADC a } \\ 34 \end{gathered}$ | $\begin{gathered} \hline \text { ROR a } \\ 366 \end{gathered}$ | $\begin{gathered} \text { ADC al } \\ 45 \end{gathered}$ | 6 |
| 7 | $\begin{array}{c\|} \hline \text { BVS } r \\ 2 \\ \hline \end{array}$ | $\begin{gathered} \text { ADC (d),y } \\ 25 \end{gathered}$ | $\begin{gathered} \text { ADC (d) } \\ 25 \end{gathered}$ | $\begin{gathered} \mathrm{ADC}(\mathrm{r}, \mathrm{~s}), \mathrm{y} \\ 27 \end{gathered}$ | $\begin{gathered} \text { STZ d, } \\ 2 \quad 4 \end{gathered}$ | $\begin{array}{\|cc\|} \hline \text { ADC } d, \times \\ 2 & 4 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { ROR } \mathrm{d}, \mathrm{x} \\ 2 \end{array}$ | $\begin{gathered} \text { ADC [d],y } \\ 26 \end{gathered}$ | $\begin{aligned} & \text { SEI } \\ & 12 \end{aligned}$ | $\begin{array}{\|cc\|} \hline \text { ADC a, } y \\ 3 & 4 \end{array}$ | $\begin{array}{cc} \hline \text { PLY s } \\ 1 & 4 \end{array}$ | $\begin{array}{\|c\|} \hline \mathrm{TDC} \mathrm{i} \\ 1 \quad 2 \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline \text { JMP }(\mathrm{a}, \mathrm{x}) \\ 3 \mathrm{f} \end{array}$ | $\begin{array}{\|c} \hline \text { ADC } \mathrm{a}, \mathrm{x} \\ 3 \mathrm{a} \end{array}$ | $\begin{array}{\|c} \mathrm{ROR} \\ \hline 3 \mathrm{a}, \mathrm{x} \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline A D C & a l, x \\ 4 & 5 \end{array}$ | 7 |
| 8 | $\begin{array}{c\|} \hline \text { BRA } r \\ 2 \end{array}$ | $\begin{gathered} \text { STA }(d, x) \\ 26 \end{gathered}$ | $\begin{gathered} \hline \text { BRL rI } \\ 3 \quad 3 \end{gathered}$ | $\begin{gathered} \hline \text { STA r,s } \\ 2 \quad 4 \end{gathered}$ | $\begin{gathered} \hline \text { STY d } \\ 2 \quad 3 \end{gathered}$ | $\begin{gathered} \text { STA d } \\ 23 \end{gathered}$ | $\begin{gathered} \hline \text { STXd } \\ 2 \quad 3 \end{gathered}$ | $\begin{gathered} \hline \text { STA [d] } \\ 26 \end{gathered}$ | $\begin{gathered} \hline \mathrm{DEY} \mathrm{i} \\ 12 \end{gathered}$ | $\begin{aligned} & \hline \text { BIT \# } \\ & 2 \quad 2 \end{aligned}$ | $\begin{aligned} & \hline \text { TXA } \\ & 12 \end{aligned}$ | $\begin{array}{\|c\|} \hline \text { PHB s } \\ 13 \end{array}$ | $\begin{gathered} \hline \text { STYa } \\ 3 \quad 4 \end{gathered}$ | $\begin{gathered} \hline \text { STA a } \\ 3 \quad 4 \end{gathered}$ | $\begin{gathered} \text { STX a } \\ 3 \quad 4 \end{gathered}$ | $\begin{aligned} & \text { STA al } \\ & 455 \end{aligned}$ | 8 |
| 9 | $\begin{gathered} \mathrm{BCC} r \\ 2 \end{gathered}$ | $\begin{gathered} \text { STA (d),y } \\ 26 \end{gathered}$ | $\begin{array}{cc} \text { STA (d) } \\ 2 & 5 \end{array}$ | $\begin{gathered} \text { STA }(\mathbf{r}, \mathbf{s}), \mathrm{y} \\ 27 \end{gathered}$ | $\begin{gathered} \text { STY d,x } \\ 24 \\ \hline \end{gathered}$ | $\text { STA d, } x$ | $\begin{array}{\|cc\|} \hline \text { STXX } & d, y \\ 2 & 4 \\ \hline \end{array}$ | $\begin{gathered} \text { STA }[d], y \\ 26 \end{gathered}$ | $\begin{array}{l\|l\|} \hline \text { TYA } \\ 1 & 2 \\ \hline \end{array}$ | $\begin{array}{cc} \text { STA } & a, y \\ 3 & 5 \\ \hline \end{array}$ | $\begin{array}{c\|} \hline \text { TXS } \\ 1 \quad 2 \\ \hline \end{array}$ | $\begin{array}{c\|} \hline \text { TXY } \\ 12 \\ \hline \end{array}$ | $\begin{gathered} \text { STZ a } \\ 3 \quad 4 \\ \hline \end{gathered}$ | $\begin{gathered} \text { STA } \mathrm{a}, \mathrm{x} \\ 3 \mathrm{5} \\ \hline \end{gathered}$ | $\begin{array}{cc} \hline \text { STZ a,x } \\ 3 & 5 \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline \text { STA al, } \mathrm{x} \\ 4 & 5 \\ \hline \end{array}$ | 9 |
| A | $\begin{array}{\|c\|} \hline \text { LDY \# } \\ 2 \quad 2 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { LDA }(d, x) \\ 26 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { LDX\# } \\ 22 \\ \hline \end{gathered}$ | $\begin{gathered} \text { LDA r,s } \\ 2 \quad 4 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { LDY d } \\ 2 \quad 3 \\ \hline \end{gathered}$ | $\begin{array}{cc} \hline \text { LDA d } \\ 2 & 3 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { LDXd } \\ 23 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { LDA [d] } \\ 26 \\ \hline \end{gathered}$ | $\begin{array}{ll\|} \hline \text { TAY } \\ 1 & 2 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { LDA \# } \\ 22 \\ \hline \end{gathered}$ | $\begin{array}{cc} \hline \text { TAXi } \\ 1 & 2 \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline \text { PLB s } \\ 1 & 4 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { LDY a } \\ 3 \quad 4 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { LDA a } \\ 3 \quad 4 \end{gathered}$ | $\begin{gathered} \hline \text { LDXa } \\ 34 \\ \hline \end{gathered}$ | $\begin{array}{cc} \hline \text { LDA al } \\ 4 & 5 \\ \hline \end{array}$ | A |
| B | $\begin{array}{\|c\|} \hline \text { BCS } r \\ 2 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { LDA (d),y } \\ 25 \end{array}$ | $\begin{array}{\|c\|c\|} \hline \text { LDA (d) } \\ 2 \quad 5 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { LDA }(r, s), y \\ 27 \\ \hline \end{gathered}$ | $\begin{gathered} \text { LDY d,x } \\ 24 \\ \hline \end{gathered}$ | $\begin{array}{\|cc\|} \hline \text { LDA d, } \mathrm{x} \\ 2 & 4 \\ \hline \end{array}$ | $\begin{array}{cc} \text { LDX } & d, y \\ 2 & 4 \end{array}$ | $\begin{gathered} \text { LDA }[d], y \\ 26 \\ \hline \end{gathered}$ | $\begin{array}{cc} \hline \text { CLV } \\ 1 & 2 \\ \hline \end{array}$ | $\begin{array}{cc} \text { LDA } a, y \\ 3 & 4 \\ \hline \end{array}$ | $\begin{array}{c\|} \hline \text { TSXi } \\ 1 \end{array} 2$ | $\begin{array}{c\|} \hline \text { TYXi } \\ 1 \end{array} 2$ | $\begin{gathered} \hline \text { LDY a,x } \\ 3 \quad 4 \\ \hline \end{gathered}$ | $\begin{array}{\|c} \text { LDA a, } \mathrm{x} \\ 3 \quad 4 \end{array}$ | $\begin{array}{cc} \text { LDX } a, y \\ 3 & 4 \\ \hline \end{array}$ | $\begin{gathered} \text { LDA al, } \mathrm{x} \\ 4 \quad 5 \end{gathered}$ | B |
| C | $\begin{array}{c\|} \hline \mathrm{CPY} \# \\ 2 \end{array} 2$ | $\begin{gathered} \hline \text { CMP }(\mathrm{d}, \mathrm{x}) \\ 2 \mathrm{6} \end{gathered}$ | $\begin{gathered} \text { REP \# } \\ 23 \\ \hline \end{gathered}$ | $\begin{gathered} \text { CMP r,s } \\ 24 \end{gathered}$ | $\begin{gathered} \hline \text { CPY } d \\ 23 \end{gathered}$ | $\begin{array}{cc} \text { CMP d } \\ 2 & 3 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { DEC d } \\ 2 \quad 5 \end{gathered}$ | $\begin{gathered} \hline \text { CMP [d] } \\ 266 \end{gathered}$ | $\begin{aligned} & \hline \text { INY } \mathrm{i} \\ & 12 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { CMP \# } \\ & 22 \end{aligned}$ | $\begin{array}{c\|} \hline \text { DEXi } \\ 1 \end{array}$ | $\begin{gathered} \hline \text { WAI i } \\ 13 \end{gathered}$ | $\begin{gathered} \hline \text { CPY a } \\ 3 \quad 4 \end{gathered}$ | $\begin{gathered} \hline \text { CMP a } \\ 34 \end{gathered}$ | $\begin{gathered} \hline \text { DEC a } \\ 3 \quad 6 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { CMP al } \\ 4 \quad 5 \\ \hline \end{gathered}$ | c |
| D | $\begin{array}{c\|} \hline \text { BNE } \\ 2 \\ \hline \end{array}$ | $\begin{array}{cc} \hline \text { CMP (d),y } \\ 25 \\ \hline \end{array}$ | $\begin{array}{\|c\|c\|} \hline \mathrm{CMP}(\mathrm{~d}) \\ 2 & 5 \\ \hline \end{array}$ | $\begin{gathered} \text { CMP }(r, s), y \\ 27 \\ \hline \end{gathered}$ | $\begin{gathered} \text { PEI s } \\ 2 \quad 6 \end{gathered}$ | $\begin{array}{cc} \text { CMP d, x } \\ 2 & 4 \\ \hline \end{array}$ | $\left\|\begin{array}{cc} D E C & d, x \\ 2 & 6 \end{array}\right\|$ | $\begin{gathered} \text { CMP [d],y } \\ 2 \underset{6}{ } \end{gathered}$ | $\left.\begin{array}{cc} \text { CLD } \\ 1 & 2 \end{array} \right\rvert\,$ | $\left\lvert\, \begin{array}{cc} \text { CMP } a, y \\ 3 & 4 \end{array}\right.$ | $\begin{array}{cc} \mathrm{PHX} \mathrm{~s} \\ 1 & 3 \\ \hline \end{array}$ | $\begin{array}{cc} \hline \text { STP } \mathrm{i} \\ 1 & 3 \\ \hline \end{array}$ | $\begin{gathered} \text { JML (a) } \\ 36 \end{gathered}$ | $\begin{gathered} \text { CMP a,x } \\ 3 \quad 4 \end{gathered}$ | $\left\|\begin{array}{cc} \text { DEC } & \mathrm{a}, \mathrm{x} \\ 3 & 7 \end{array}\right\|$ | $\left\lvert\, \begin{array}{cc} \text { CMP al, } x \\ 4 & 5 \\ \hline \end{array}\right.$ | D |
| E | $\begin{array}{c\|} \hline \text { CPX } \# \\ 2 \\ 2 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { SBC (d,x) } \\ 2 \quad 6 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { SEP \# } \\ 23 \\ \hline \end{gathered}$ | $\begin{array}{cc} \mathrm{SBC} \mathrm{r}, \mathrm{~s} \\ 2 & 4 \\ \hline \end{array}$ | $\begin{gathered} \text { CPXd } \\ 2 \quad 3 \end{gathered}$ | $\begin{array}{cc} \mathrm{SBC} \\ 2 & 3 \\ \hline \end{array}$ | $\begin{gathered} \text { INC d } \\ 25 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { SBC [d] } \\ 26 \end{gathered}$ | $\begin{array}{\|l\|} \hline \text { INXi } \\ 122 \\ \hline \end{array}$ | $\begin{gathered} \hline \mathrm{SBC} \# \\ 2 \quad 2 \end{gathered}$ | $\begin{array}{c\|} \hline \text { NOP i } \\ 1 \end{array}$ | $\begin{array}{c\|} \hline \text { XBA } \\ 1 \\ 1 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { CPXa } \\ 3 \quad 4 \end{gathered}$ | $\begin{gathered} \hline \text { SBC a } \\ 3 \quad 4 \end{gathered}$ | $\begin{gathered} \hline \text { INC a } \\ 36 \\ \hline \end{gathered}$ | $\begin{array}{cc} \hline \text { SBC al } \\ 4 & 5 \\ \hline \end{array}$ | E |
| F | $\begin{gathered} \hline \mathrm{BEQ} \\ 2 \\ 2 \end{gathered}$ | $\left\lvert\, \begin{gathered} \text { SBC (d),y } \\ 25 \end{gathered}\right.$ | $\begin{array}{cc} \hline \text { SBC (d) } \\ 2 & 5 \end{array}$ | $\begin{gathered} \text { SBC (r,s),y } \\ 27 \end{gathered}$ | $\begin{aligned} & \text { PEA s } \\ & 35 \end{aligned}$ | $\left.\begin{array}{cc} \text { SBC } & d, x \\ 2 & 4 \end{array} \right\rvert\,$ | $\begin{gathered} \text { INC } d, x \\ 26 \end{gathered}$ | $\begin{gathered} \mathrm{SBC}[\mathrm{~d}], \mathrm{y} \\ 26 \end{gathered}$ | $\begin{array}{cc} \hline \text { SED } i \\ 1 & 2 \end{array}$ | $\begin{array}{cc} \text { SBC a,y } \\ 3 & 4 \end{array}$ | $\begin{array}{cc} \hline \text { PLX s } \\ 1 & 4 \end{array}$ | $\begin{array}{\|c\|} \hline \text { XCE } \\ 1 \\ 1 \end{array}$ | $\begin{gathered} \hline \text { JSR }(\mathrm{a}, \mathrm{x}) \\ 3 \mathrm{~b} \end{gathered}$ | $\begin{array}{cc} \text { SBC } a, x \\ 3 & 4 \end{array}$ | $\begin{array}{\|cc} \hline \text { INC } a, x \\ 37 \end{array}$ | $\left\|\begin{array}{cc} \mathrm{SBC} & \mathrm{al}, \mathrm{x} \\ 4 & 5 \end{array}\right\|$ | F |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | c | D | E | F |  |


| symbol | addressing mode | symbol | addressing mode |
| :--- | :--- | :--- | :--- |
| $\#$ | immediate | [d] | direct indirect long |
| A | accumulator | [d],y | direct indirect indexed long |
| r | program counter relative | a | absolute |
| rI | program counter relative long | a,x | absolute indexed (with $x$ ) |
| i | implied | a,y | absolute indexed (with $y$ ) |
| s | stack | al | absolute long |
| d | direct | al, $x$ | absolute indexed iong |
| d,x | direct indexed (with $x$ ) | r,s | stack relative |
| d,y | direct indexed (with $y$ ) | (r,s),y | stack relative indirect indexed |
| (d) | direct indirect | (a) | absolute indirect |
| (d,x) | direct indexed indirect | (a,x) | absolute indexed indirect |
| (d),y | direct indirect indexed | xya | block move |


| legend |  |
| :---: | :---: |
| instruction <br> mnemonic | addressing <br> mode |
| base number of <br> bytes | base number of <br> cycles |

Pin Function Table

| Pin | Description |
| :--- | :--- |
| A0-A15 | Address Bus |
| $\overline{\mathrm{ABORT}}$ | Abort Input |
| BE | Bus Enable |
| $\phi 2$ (IN) | Phase 2 In Clock |
| $\phi 1$ (OUT) | Phase 1 Out Clock |
| $\phi 2$ (OUT) | Phase 2 Out Clock |
| $\mathrm{D} 0-\mathrm{D} 7$ | Data Bus (G65SC802) |
| $\mathrm{D} 0 / \mathrm{A} 16-\mathrm{D7} / \mathrm{A} 23$ | Data Bus, Multiplexed (G65SC816) |
| E | Emulation Select |
| $\overline{\mathrm{IRQ}}$ | Interrupt Request |
| $\overline{\mathrm{ML}}$ | Memory Lock |
| $\mathrm{M} / \mathrm{X}$ | Mode Select (PM or Px) |


| Pin | Description |
| :--- | :--- |
| NC | No Connection |
| $\overline{\text { NMI }}$ | Non-Maskable Interrupt |
| RDY | Ready |
| $\overline{\text { RES }}$ | Reset |
| R// | Read/Write |
| $\overline{\text { SO }}$ | Set Overflow |
| SYNC | Synchronize |
| VDA | Valid Data Address |
| $\overline{\text { VP }}$ | Vector Pull |
| VPA | Valid Program Address |
| VDD | Positive Power Supply (+5 Volts) |
| Vss | Internal Logic Ground |

Pin Configuration

G65SC816

| $\begin{gathered} \overline{\mathrm{VP}} \square_{1}^{1} \\ \text { RDY } \square^{2} \end{gathered}$ | 40 39 | $\square \mathrm{BES}$ |
| :---: | :---: | :---: |
| $\overline{\text { ABORT }} 3$ | 38 | $\mathrm{M} / \mathrm{X}$ |
| $\overline{\text { IRQ }} 4$ | 37 | $\square \mathrm{D}^{2}$ (IN) |
| $\overline{M L} \square^{5}$ | 36 | $\square \mathrm{BE}$ |
| $\overline{\text { NMI }} 6$ | 35 | $\underline{E}$ |
| VPA 7 | 34 | $\mathrm{R} / \overline{\mathrm{W}}$ |
| VDD 8 | 33 | $\square$ D0/A16 |
| AO $\square 9$ | 32 | D1/A17 |
| A1 10 | 31 | D2/A18 |
| A2 11 | 30 | D3/A19 |
| A3 12 | 29 | D4/A20 |
| A4 13 | 28 | D5/A21 |
| A5 $\square^{14}$ | 27 | $\square$ D6/A22 |
| A6 15 | 26 | D7/A23 |
| A7 16 | 25 | A15 |
| A8 17 | 24 | A14 |
| A9 - 18 | 23 | A13 |
| A10 19 | 22 | $\square$ A12 |
| A11 20 | 21 | $\square$ Vss |

G65SC802


## Ordering Information

| Description |
| :--- |
| C-Special <br> G-Standard <br> Product Identification Number |
| Package |
| P-Plastic $\quad$ E-Leadless Chip Carrier |
| C-Ceramic $\quad$ X-Dice |
| D-Cerdip |
| Temperature $/$ Processing |
| None- $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Performance Designator |
| Designators selected for speed and power |
| specifications. |
| $-22 \mathrm{MHz}-66 \mathrm{MHz}$ |
| $-44 \mathrm{MHz}-88 \mathrm{MHz}$ |

## Packaging Information

Ceramic Package


Plastic \& Cerdip Package


| 40-PIN PACKAGE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| SYM- <br> BOL | INCHES |  | MILLIMETERS |  |
|  | MIN | MAX | MIN | MAX |
| A | - | 0.225 | - | 5.72 |
| b | 0.014 | 0.023 | 0.36 | 0.58 |
| b1 | 0.030 | 0.070 | 0.76 | 1.78 |
| c | 0.008 | 0.015 | 0.20 | 0.38 |
| D | - | 2.096 | - | 53.24 |
| E | 0.510 | 0.620 | 12.95 | 15.75 |
| E1 | 0.520 | 0.630 | 13.21 | 16.00 |
| e | 0.100 BSC | 2.54 BSC |  |  |
| L | 0.125 | 0.200 | 3.18 | 5.08 |
| L1 | 0.150 | - | 3.81 | - |
| Q | 0.020 | 0.060 | 0.51 | 1.52 |
| S | - | 0.098 | - | 2.49 |
| S1 | 0.005 | - | 0.13 | - |
| S2 | 0.005 | - | 0.13 | - |
| $\alpha$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ |

Notes:

Sales Offices: Technical or sales assistance may be requested from the GTE Microcircuits area sales office nearest you.

| Western | Central | Eastern | Europe |
| :--- | :--- | :--- | :--- |
| GTE Microcircuits | GTE Microcircuits | GTE Microcircuits | GTE Microcircuits |
| 2100 N. Sepulveda Blva. | Tel: $602 / 968-4431$ | 380 Town Line Road | Montenstrasse 11 |
| Suite 27 | TWX: $910-951-1383$ | Hauppauge, NY 11788 | 800 Munich 19 |
| Manhattan Beach, CA 90266 |  | Tel: $516 / 724-8300$ | West Germany |
| Tel: $213 / 546-4731$ | TWX: $510-226-7847$ | Tel: $089 / 1782031$ |  |
| TWX: $910-321-5701$ |  |  | Telex: 528452 gtemc d |

WARNING:
MOS CIRCUITS ARE SUBJECT TO DAMAGE FROM STATIC DISCHARGE
Internal static discharge circuits are provided to minimize part damage due to environmental
static electrical charge build ups Industry established recommendations for handing MOS
circuits include
1 Ship and store product in conductive shipping tubes or in conductive foam plastic Never
ship or store product in non-conductive plastic containers or non conductive plastic foam
material
2 Hande MOS parts only at conductive work stations
3 Ground all assembly and repair tools

WARNING:
 static electrical charge build-ups Industry established recommendations for handing MOS circuits include

Ship and store product in conductive shipping tubes or in conductive foam plastic Never material
2 Handle MOS parts only at conductive work stations
3 Ground all assembly and repair tools

The information contained herein is provided gratuitously and without liability, to any user. Reasonable efforts have been made to verify the accuracy of the information but no guarantee whatsoever is given as to the accuracy or as to its applicability to particular uses. In every instance, it must be the responsibility of the user to determine the suitability of the products for each application. GTE Microcircuits products are not authorized for use as critical components in life support devices or systems. Nothing contained herein shall be construed as a recommendation to use any product in violation of existing patents or other rights of third parties. The sale of any GTE Microcircuits product is subject to all GTE Microcircuits Terms and Conditions of Sale and Sales Policies, copies of which are available upon request.

